verilog HDLBits刷题[Finite State Machines]“Exams/2014 q6b”---Q6b:FSM next-state logic
1、题目
Consider the state machine shown below, which has one input w and one output z. Assume that you wish to implement the FSM using three flip-flops and state codes y[3:1] 000, 001, ... , 101 for states A, B, ... , F, respectively. Show a state-assig…
2026/8/4 1:55:10
![verilog HDLBits刷题[Finite State Machines]“Exams/2014 q6b”---Q6b:FSM next-state logic](http://pic.xiahunao.cn/yaotu/verilog HDLBits刷题[Finite State Machines]“Exams/2014 q6b”---Q6b:FSM next-state logic)
)
