verilog HDLBits刷题[Building Larger Circuits]“Exams/review2015 count1k”---Counter with period 1000
1、题目Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is synchronous, and should reset the counter to 0.2、代码module top_module (input clk,input reset,output [9:0] q);reg [9:0]cnt;always(posedge clk)beg…
2026/8/6 23:17:46
![verilog HDLBits刷题[Building Larger Circuits]“Exams/review2015 count1k”---Counter with period 1000](http://pic.xiahunao.cn/yaotu/verilog HDLBits刷题[Building Larger Circuits]“Exams/review2015 count1k”---Counter with period 1000)
![verilog HDLBits刷题[Building Larger Circuits]“Exams/review2015 fsmshi”---FSM :Enable shift register](http://pic.xiahunao.cn/yaotu/verilog HDLBits刷题[Building Larger Circuits]“Exams/review2015 fsmshi”---FSM :Enable shift register)
)
